An ultra-wideband pulse generator was designed and fabricated in GaAs HBT IC technology. The generator includes delay and differential circuits to convert a TTL input into a Gaussian pulse signal as well as a Class-C amplifier to boost the pulse amplitude while compressing the pulse width. By adjusting the collector bias of the Class-C amplifier, the pulse amplitude can be varied linearly between 3.5 V and 11.5 V while maintaining the pulse width at 0.3 ± 0.1 nanosecond. Alternatively, by adjusting the base bias of the Class-C amplifier, the pulse width can be varied linearly between 0.25 ns and 0.65 ns while maintaining the pulse amplitude at 10 ± 1 V. Finally, the amplified Gaussian signal can be shaped into a monocycle signal by an L-C derivative circuit. The present pulse generator compares favorably with pulse generators fabricated in CMOS ICs, step-recovery diodes, or other discrete devices.
Introduction
ULTRA-wideband (UWB) impulse radio [1] is attractive for applications such as through-wall imaging, precision navigation, location, and tracking. A UWB impulse radio can be particularly attractive for high-resolution ranging applications, if low-duty-cycle high-peak-power transmitters can be readily assembled from sub-nanosecond high-voltage pulse generators. Additionally, pulse generators capable of tunable amplitude and width can enhance the functionality of the UWB impulse radio. For example, the pulse amplitude can be adjusted according to the range of interest, while the pulse width can be varied to inspect objects at different depths inside a wall.
Sub-nanosecond high-voltage pulse generators are required by low-duty-cycle high-peak-power UWB transmitters to maximize their performance without exceeding the FCC limits of −41.3 dBm/MHz and 0 dBm/50 MHz for average and peak powers, respectively [2] . For pulse-repetition frequencies of 187.5 kHz or lower, peak power instead of average power is the main limit. In this case, for a pulse width of 0.5 nanosecond, the pulse amplitude can be as high as 8.9 V on a 50-Ω load [3] . Considering connector loss, antenna mismatch, and so forth, sub-nanosecond greaterthan-10-V pulse generators are required.
To satisfy the aforementioned requirement, we designed [4] a sub-nanosecond greater-than-10-V tunable pulse generator by using the GaAs HBT IC technology. As shown in Figure 1 and Table 1 , this pulse generator could generate much higher pulse amplitude than pulse generators based on Si CMOS or BiCMOS ICs. It was also much more compact than pulsed generators based on step-recovery diodes (SRDs) and other discrete devices. This paper expands on [4] mainly by discussing in detail the device modeling, circuit design, simulation, and testing of the present pulse generator. Additionally, modeling, simulation, and testing of the temperature stability of the pulse generator are presented, stability over four orders of pulse-repetition frequencies is characterized at different temperatures, output power spectrum is compared with the FCC mask, and the effect of load impedance is modeled and measured.
Device Technology and Modeling
The GaAs HBT IC technology is chosen for not only its superior combination of high-voltage and high-frequency characteristics to that of Si CMOS or BiCMOS IC technology but also its much enhanced output power capacity for low-duty-cycle isothermal operation [5] , which helps compact the size of the pulse generator. Because the thermal conductivity of GaAs is three times lower than that of Si, ordinarily, the power capacity of GaAs HBTs is limited by thermally induced current collapse [6] . However, this is not an issue under low-duty-cycle isothermal operation. So the traditional design approach is not suitable to GaAs HBT pulse generator. In our design, a Darlington pair is used to keep the main amplifier at the same temperature, which greatly enhances the output power of the pulse generator. Used in most mobile phones, the GaAs HBT technology is also relatively mature and low cost. In comparison, GaAs HEMTs often suffer from gate lag while GaN HEMTs are less mature. Figure 2 shows the tunable pulse generator fabricated by a commercial GaAs HBT foundry [7] . The die size is less than 1 mm × 1 mm, which includes not only all HBTs but also all bias resistors, capacitors, and DC/RF probe pads. To ensure compact size and wideband performance, the pulse generator contains only one small inductor, which is part of the L-C derivative circuit. Extra probe pads are included for diagnosis but are not required for establishing the circuit performance. The die size could have been at least halved but was laid out to match the footprint of other circuits.
Typically, the HBTs have a current-gain cutoff frequency f T of 40 GHz, a maximum frequency of oscillation f MAX of 60 GHz, a common-emitter breakdown voltage BV CEO of 15 V, and a common-base breakdown voltage BV CBO of 30 V. For accurate simulation of sub-nanosecond high-voltage operation, a modified HBT model [8, 9] was extracted and then implemented in the ADS [10] circuit design environment.
Power is the product of current and voltage. Ordinarily, the HBT current is limited by the Kirk (base push-out) effect, which is highly temperature-dependent, while its voltage is limited by thermal runaway [6] . Under isothermal operation, we found that the HBT current and voltage capacities could be greatly extended, resulting in much higher power output. In this case, the Kirk effect is not only current-dependent but also voltage-dependent, and the maximum voltage is limited by avalanche breakdown instead of thermal runaway. However, since the commercially available Agilent HBT model [10] includes limited Kirk effect and no breakdown, we modified it by adding stronger voltage dependence to the conventional Kirk model and current dependence to the conventional breakdown model. Specifically, the Kirk charge Q K in the Agilent HBT model is replaced with the following:
where I F is the forward current from the collector to the base, W CIB is the extended width of the base, and D NC is the electron diffusivity in the extended base. W CIB is defined as
where W C is the collector width, ε is the GaAs permittivity, A E is the emitter area, q is the electron charge, N C is the collector doping, ΔT is the difference between junction temperature T and room temperature T 0 , v SAT and v SAT0 are saturated electron velocities at T and T 0 , respectively, and k is a fitting parameter. Equation (2) follows the conventional form [22] except that V CBK is dependent on V CB + V BI superlinearly:
where V CB and V BI are the bias and built-in voltages of the collector-base junction, and V CK and CK are fitting parameters. Meanwhile, D NC is also made current-dependent:
where D NC0 is the low-field electron diffusivity in the collector and I KCR and GK are fitting parameters. Finally, as in the Agilent HBT model, Q K is partitioned between the collector and base:
where F EXKE is yet another fitting parameter. Current dependence is added to the breakdown model through an additional hyper-cosine term in the multiplication factor M while temperature dependence is captured by a power term:
where m, n, and XM are fitting parameters. To properly account for the transport across the HBT collector, self-consistent solutions are usually obtained for T1  T2  T3   T5  T6   T7   T4   T8   T9  T10   T11   T12   T15   T13  T14   T16   VCC1 the Poisson and drift-diffusion equations, which are coupled through the electric field. Under low currents, abruptdepletion and quasineutral approximations apply; so the field varies linearly in the depletion region and is nil in the undepleted collector. However, under high currents, space charge density varies significantly in the collector and the field distribution becomes highly nonlinear. For example, the collector can be totally depleted and the field can even be reversed. Under such complicated field distribution, the numerical solutions are too complicated for compact modeling [5] . Therefore, instead of exact solutions, we empirically added the current dependence in (6) to account for the high-current effect on the field distribution and, in turn, the multiplication factor. Similarly, when the field distribution in the collector becomes very complicated, so does the electron velocity in the collector. However, we retained the constant v SAT in (2) and (6) and approximated the effect of velocity variation across the collector with additional voltage and current dependence in (3), (4), and (6). In this case, "v SAT " represents some weighted average of the velocity variation and may deviate from the commonly assumed value of 10 7 cm/s. With proper account of the Kirk and breakdown effects under high-voltage high-current operations, the collector current I C can be modeled as
where the base-collector diode current I BC and the base and collector delay charges Q TB and Q TC are from the original Agilent HBT model. The above-modified HBT model was coded in Verilog-A [23] and installed in ADS [10] to aid the circuit design. Figure 3 shows that while both the Agilent and the modified models can fit the small-signal HBT characteristics, the modified model is superior to the Agilent model in predicting the HBT impulse response. Therefore, the modified HBT model is used in the design of pulse generators as described in the following. Figure 4 shows schematically the circuit design of the pulsegeneration, pulse-amplification, and pulse-shaping blocks of the pulse generator. The pulse-generation block includes a delay chain of HBTs T1, T2, T3, and T4 and a differential amplifier of HBTs T5 and T6. T5 and T6 are driven by T2 and T4, respectively. The delay time τ between T2 and T4 is dominated by the R-C time constant of the load resistance on the collector of each HBT and the load capacitance between the collector of one HBT and the base of the next HBT. For the present HBTs, R ≈ 1000 Ω and C ≈ 0.2 pF. Therefore, τ ≈ 2RC ≈ 0.4 nanosecond and the pulse-generation block can generate sub-nanosecond positive and negative pulses from the falling and rising edges, respectively, of the TTL input ( Figure 5 ). The input amplitude to T6 is higher than that of T5 because the base current of T3 introduces additional voltage drop over R5. Once T6 is conducting, the output of T5 is clamped at the high voltage whether T5 is conducting or not. This helps maximize the single-ended output of the differential amplifier T5-T6 while suppressing the generation of positive pulses. At the ensuing Class-C pulse-amplification block, the relatively strong negative pulses are further amplified and sharpened while the relatively weak positive pulses are further suppressed.
Circuit Design
The pulse-amplification block includes two Darlington pairs, T11-T12 and T15-T16, respectively. T12 is biased in the saturation region so that the first Darlington pair serves as the driver amplifier; T16 is biased in the cutoff region so that the second Darlington pair acts as a Class-C amplifier. The Class-C bias of T16 helps ensure isothermal operation, minimize power consumption, cut off low-voltage ringing, compress pulse width, and prevent oscillation. Current mirrors T9-T10 and T13-T14 limit the currents through T11 and T15, respectively. The pulse-shaping block is a si-mple high-pass L-C derivative circuit. If necessary, higher-order derivative circuits can be added to shape the pulse further and to take advantage of the full bandwidth of 3.1-10.6 GHz.
Active and Passive Electronic Components 5
All HBTs in the pulse generator are of the same design with an emitter area of 2 μm × 20 μm, except that T16 has an emitter area of 2 μm × 20 μm × 4. The collector of T16 is shunted to VCC3 through a 1 kΩ resistor, which provides adequate DC-RF isolation and helps reduce ringing. Although this resistor consumes little power as T16 is normally off, it cannot be made much bigger without degrading the performance at high pulse-repetition frequencies. When T16 is turned on by the input pulse, the output impedance of T16 quickly approaches 50 Ω, as evidenced by the absence of ringing or other delayed reflections in both simulation and measurement. This large-signal transient impedance can be adjusted by varying the size and bias of T16 to better suit that of the antenna, especially UWB antennas with higher-than-50-Ω impedances.
The output pulse width can be tuned by adjusting VCC2, which affects the base bias of T16 through R19. The output pulse amplitude can be tuned by adjusting VCC3, which affects the collector bias of T16 through R21. Usually, the output pulse amplitude of T16 may be limited by both self-heating and avalanche breakdown. For the present lowduty-cycle sub-nanosecond pulse generator, self-heating is not a concern because the HBT thermal time constant is on the order of microsecond [5] . Avalanche breakdown is suppressed by adding R19 and T14 to the base of T16 [24] . Typically, VCC1 = 3.3 V, VCC2 = 2-5 V, and VCC3 = 4-14 V. Figure 5 shows the simulated voltage waveforms at the input and output of the pulse generator, as well as the internal nodes A, B, and C labeled on Figure 4 . It can be seen that at Node A, negative pulses are generated from the rising edge of a 10MHz square-wave input signal, while positive pulses generated from the falling edge of the input are barely discernable. The negative pulses are then inverted and amplified once at Node B and twice at Node C, while the positive pulses are completely suppressed. Finally, the output signal becomes monocycle after going through the L-C pulseshaping block.
Results and Discussion
The fabricated pulse generators were tested by using a previously described setup [8] with the TTL input generated by an HP 8116A function generator. The output waveforms were sampled by an Agilent 86100 oscilloscope and deembedded to the die input and output pads after accounting for the frequency response of the cable assemblies. Unless otherwise noted, most pulse generators were tested with a 0.5-2.5-V TTL square signal of 10MHz pulse-repetition frequency ( Figure 5 ), which corresponds to <1% duty cycle for the submicron pulses.
As predicted by simulation, Figure 6 shows that the pulse amplitude at Node C of the pulse generator can be tuned linearly between 3.5 V and 11.5 V by varying VCC3 from 4 V to 14 V, while maintaining the pulse width within 0.3 ± 0.1 nanosecond. (In this paper, the pulse amplitude is meas-ured peak-to-peak, while the pulse width is the full width at half maximum.) Figure 7 shows that the pulse width at Node C can be tuned linearly between 0.25 nanosecond and 0.65 nanosecond by varying VCC2 from 2.5 V to 4.5 V, Figure 4 . The negative pulse generated from the rising edge of the input signal is progressively amplified and shaped, while the positive pulse generated from the falling edge of the input signal is barely discernable at A and is completely suppressed at the output. Artificial offset voltages are added for clarity.
while maintaining the pulse amplitude at 10 ± 1 V. In comparison, VCC1 could be varied from 3.3 V to 3.6 V without obvious impact on output pulse amplitude or width. Similarly, no obvious jitter was observed on the oscilloscope with 1.5-ps time resolution. Both Figures 6 and 7 include additional temperature-dependent data. Without adjusting the bias or input conditions, the pulse generator was found to operate similarly well when the ambient temperature was varied from −40 • C to 85 • C. Figure 6 (b) shows that the pulse amplitude at Node C varies by less than 0.2 V across the temperature range measured, except at the highest VCC3 when it is limited by the Kirk threshold that decreases with increasing temperature. On the other hand, as shown in Figure 7(b) , the pulse width increases with increasing temperature at all VCC2 values, because the high-frequency gain decreases with increasing temperature. To further improve the temperature performance of the pulse generator, temperature sensing and compensating circuit can be incorporated to fine-tune VCC2.
Following the pulse-shaping block, the pulses at Node C are converted to monocycles at the output. Figure 8 shows that with VCC2 varying between 2 V and 6 V, the monocycle amplitude varies from 5.1 V to 8.8 V while its width varies from 0.2 nanosecond to 1.0 nanosecond. The positive and negative portions of the monocycle differ mainly due to the low-quality factor of the inductor. Figure 9 shows the corresponding power spectrum for monocycles generated with VCC1 = 3.3 V, VCC2 = 6 V, and VCC3 = 13 V under a pulse-repetition frequency of 3 MHz. Obviously, a notch filter around 2 GH is needed to prevent interference with global positioning systems, cellular communications, and industrial, scientific, and medical instrumentations. On the other hand, the power density elsewhere can be boosted by increasing the pulse-repetition frequency and the entire spectrum can be shifted to higher frequencies by incorporating higher-order derivative circuits. Figure 10 shows that the output amplitude of the pulse generator is stable under different pulse-repetition frequencies between 40 KHz and 25 MHz, which indicates that the isothermal approximation is valid over a wide range of pulse amplitudes and duty cycles. High impedance antennas are often used in UWB systems; so the pulse generator was evaluated by increasing the load impedance from 50 Ω to 200 Ω. No oscillation was observed. Figure 11 shows that under a constant input voltage of 2 V and a load impedance of 200 Ω, the pulse amplitude at Node C is slightly lower than VCC3 by the HBT knee voltage of approximately 1 V. However, at lower load impedances such as 100 Ω and 50 Ω, the pulse amplitude saturates at a value much lower than VCC3 unless the input voltage is significantly increased to overdrive the pulse generator. In this case, although the pulse generator could output 12 V into different load impedances, the output power would decrease with increasing load impedance. However, if both the input and bias conditions could be fine-tuned at each impedance, then the minimum pulse width would decrease with increasing load impedance, too. For example, after such fine tuning, the minimal pulse widths with 10V pulse amplitude are 0.25 nanosecond, 0.21 nanosecond, and 0.20 nanosecond for 50 Ω, 100 Ω, and 200 Ω loads, respectively.
The present pulse generator consumes approximately 120 mW, with 100 mW flowing through the pulse-amplification block. As listed in Table 1 , the ratio of power consumption over pulse amplitude for the present pulse generator is comparable to that of the pulsed generators made of GaAs HEMTs and Si MOSFETs. The power consumption of the present pulse generator can be reduced by reducing the size of certain HBTs. For example, reducing T1-T8, T9, and T14 from 40 μm 2 to 8 μm 2 would save 70% of power. Much greater power can be saved by cycling off the pulse amplifier when no pulse is expected. With an on-time of 1 nanosecond and a pulse-repetition frequency of 10 MHz, the power consumed by the pulse amplifier can be reduced by a factor of 100 to approximately 1 mW. The power saving can be even greater at lower pulse-repetition frequencies. At approximately 1 mm 2 , the die costs less than $1 for volume production.
Conclusion
For low-duty-cycle high-peak-power ultra-wideband applications, a sub-nanosecond greater-than-10-V tunable pulse generator was designed by taking advantage of the recent discovery of much greater output capacity of GaAs HBTs under sub-nanosecond isothermal operation. To aid the circuit design, a commercially available HBT model was modified by adding stronger voltage dependence to the Kirk-effect model and current dependence to avalanche-breakdown model. Using the modified HBT model, the performance of the fabricated pulse generators was accurately predicted. For example, the output pulse amplitude could be varied linearly between 3.5 V and 11.5 V while maintaining the pulse width at 0.3 ± 0.1 nanosecond. Alternatively, the pulse width could be varied linearly between 0.25 nanosecond and 0.65 nanosecond while maintaining the pulse amplitude at 10 ± 1 V. Without adjusting the bias or input conditions, this performance was found to vary little when the ambient temperature was varied from −40 • C to 85
• C. These results show that the present pulse generator has much higher output capacity than those fabricated in CMOS ICs are and is much more compact than those fabricated in discrete devices are.
